

RECEIVED OF CHIEF 200

PATENT OFFICE

JAPANESE GOVERNMENT

This is to certify that the annexed is a true copy of the following application as filed with this office.

Date of Application:

February 20, 2001

Patent Application Number: P2001-043439

Applicant(s):

MITSUBISHI DENKI KABUSHIKI KAISHA

Commissioner,

Patent Office

[Document Name]
[Docket Number]

Patent Application

[Docket Numi

529192JP01

[Filing Date]

February 20, 2001

[Directed to]

To the Director General of the J.P.O.

[International Patent Category]

H01L 23/00

[Inventor]

[Domicile]

c/o FUKURYO SEMI-CON ENGINEERING

CORPORATION, 1-1, Imajuku-higashi 1-chome,

Nishi-ku, Fukuoka-shi, FUKUOKA JAPAN

[Name]

Toshiaki SHINOHARA

[Applicant of Patent Application]

[Identification Number]

000006013

[Name]

MITSUBISHI DENKI KABUSHIKI KAISHA

[Attorney]

[Identification Number]

100089233

[Patent Attorney]

[Name]

Shigeaki YOSHIDA

[Attorney]

[Identification Number]

100088672

[Patent Attorney]

[Name]

Hidetoshi YOSHITAKE

[Attorney]

[Identification Number]

100088845

[Patent Attorney]

[Name]

Takahiro ARITA

[Government Fee]

[Prepayment Ledger Number]

012852

[Fee]

21,000 yen

[List of Attached Items]

[Item]

Specification

1

[Item]

Drawings

1

[Item]

Abstract of the Disclosure

.

[Necessity of Proof] Yes

[Document]Specification

[Title of the Invention]Semiconductor Device

[Scope of Claims]

5

10

20

25

[Claim 1] A semiconductor device, comprising:

a semiconductor element having an electrode;

a metal block having a first surface and a second surface opposite to said first surface;

an electrode terminal joined to said first surface of said metal block; and a ceramic substrate joined to said second surface of said metal block and having metal layers formed on both surfaces, wherein

said semiconductor element and said electrode are joined to said first surface of said metal block through a jointing material.

[Claim 2] The semiconductor device according to claim 1, wherein said metal layers formed on said both surfaces of said ceramic substrate are the same with each other in thickness.

[Claim 3] The semiconductor device according to claim 1 or 2, wherein said semiconductor element includes a plurality of semiconductor elements, said metal block and said ceramic substrate are separated per insulation unit of said semiconductor elements,

one of said metal block and said ceramic substrate is provided in corresponding relation to at least one of said plurality of semiconductor elements, and

another one of said metal block and said ceramic substrate extends over all of said semiconductor elements for forming said insulation unit.

[Claim 4] A semiconductor device, comprising:

a metal block having a first surface and a second surface opposite to said first

surface;

10

15

20

a semiconductor element joined to said first surface of said metal block through a jointing material;

a resin insulating layer having a third surface and a fourth surface opposite to said third surface, said third surface being joined to said second surface of said metal block: and

a resin package for sealing said metal block and said semiconductor element, wherein

said fourth surface of said resin insulating layer is exposed, and said resin insulating layer has an elasticity higher than that of said resin package.

[Claim 5] The semiconductor device according to claim 4, wherein said resin insulating layer is made of a silicon resin including a ceramic material for filling said silicon resin.

[Claim 6] The semiconductor device according to claim 4 or 5, wherein said metal block is provided for insulation unit of said semiconductor element.

[Claim 7] The semiconductor device according to any one of claims 1 to 6, wherein

said metal block includes a surface having a region larger than that of said jointing material on a side opposite to said jointing material.

[Claim 8] The semiconductor device according to any one of claims 1 to 7, wherein

a gap between said metal block and said semiconductor element becomes wider as a distance from a center of said semiconductor element becomes longer, and

said gap is filled with said jointing material.

[Detailed Description of the Invention]

[0001]

[Industrial Field of the Invention]

More particularly, it is directed to a structure of a power semiconductor device used for power control.

The present invention is directed to a structure of a semiconductor device.

[0002]

[Prior Art]

Fig. 10 is a cross-sectional view schematically showing the structure of a power semiconductor device in the background art. The power semiconductor device in the background art includes power elements 1, a base plate 13, an insulating substrate 4, a case 27 having electrode terminals 22 attached thereto, and a cover 28.

[0003]

15

20

25

The insulating substrate 4 consists of a ceramic substrate 6 made of alumina, aluminum nitride or silicon nitride, for example, and metal layers 5 and 7 formed on both surfaces of the ceramic substrate 6. The power element 1 is joined onto the metal layer 5 through solder 19. Further, a circuit pattern is formed on the metal layer 5. The base plate 13 made of copper or the like acts as a heat sink for heat dissipation. The metal layer 7 of the insulating substrate 4 is joined onto the base plate 13 through solder 20. The power element 1 and the insulating substrate 4 are so contained in the case 27 that the base plate 13 has an exposed surface opposite to the surface thereof for holding the insulating substrate 4.

[0004]

The power element 1 is connected to the electrode terminal 22 and to the circuit pattern on the metal layer 5 inside the case 27 through aluminum wires 8. The case 27 is

filled with a silicon gel 25 to cover the power element 1, the insulating substrate 4 and the base plate 13. An upper portion of the case 27 is sealed with an epoxy resin 26. Further, the cover 28 is attached to the case 27. Although not shown in Fig. 10, an external heat dissipator may be provided to the surface of the base pate 13 exposed from the case 27.

[0005]

5

10

20

25

One of the electrode terminals 22 drawn to an outside of the case 27 is provided with a screw hole 24. This electrode terminal 22 is arranged in such a position that a center of a nut 29 for attaching electrode and a center of the screw hole 24 coincide with each other. An electrode terminal of an external device (not shown) is arranged on the electrode terminal 22 and a screw (not shown) is inserted in the screw hole 24 from the outside of the case 27. The screw is thereby threadedly engaged with the nut 29 buried in the case 27 for attaching electrode, to establish connection and fixation of the electrode terminal of the external device to the electrode terminal 22.

15 [0006]

[Problems to be Solved by the Invention]

In the power semiconductor device according to the background art, heat generated at the power element 1 is dissipated to the outside from the external heat dissipator (not shown) through the solder 19, the insulating substrate 4, the solder 20, and the base plate 13. The base plate 13 and the external heat dissipator are made of copper and the like having a heat conductivity of about 380 W/mK. The heat conductivity of the solders 19 and 20 ranges from 20 to 30 W/mK. The insulating substrate 4 consisting of the metal layers 5, 7 and the ceramic substrate 6 has a heat conductivity determined by the heat conductivity of the ceramic substrate 6 to range from 20 to 180 W/mK. That is, the solders 19, 20 and the insulating substrate 4 have conductivities that are lower by a

larger degree than the heat conductivities of the base plate 13 and the external heat dissipator. Further, as the solders 19, 20 and the insulating substrate 4 are arranged directly under the power element 1, areas of these elements through which heat passes are approximately the same as the area of the power element 1. For this reason, the solders 19, 20 and the insulating substrate 4 become major obstruction to heat conduction.

[0007]

5

10

20

25

Alumina is the material of a high frequency of use for the ceramic substrate 6. For improvement in heat conduction of the insulating substrate 4, other material such as aluminum nitride may be alternatively used in some cases having a heat conductivity higher than that of alumina. However, as aluminum nitride is more costly than alumina, increase in material cost has been caused.

[8000]

It is therefore an object of the present invention to provide a semiconductor device having an improved heat dissipation characteristic.

15 [0009]

[Means to Solve the Problems]

A semiconductor device according to the present invention as defined in claim 1 comprises a semiconductor element having an electrode, a metal block having a first surface and a second surface opposite to the first surface, an electrode terminal joined to the first surface of the metal block, and a ceramic substrate joined to the second surface of the metal block and having metal layers formed on both surfaces. The semiconductor element and the electrode are joined to the first surface of the metal block through a jointing material.

[0010]

A semiconductor device according to the present invention as defined in claim 2

is the semiconductor device as defined in claim 1. In the semiconductor device as defined in claim 2, the metal layers formed on both surfaces of the ceramic substrate are the same with each other in thickness.

[0011]

5

10

15

20

25

A semiconductor device according to the present invention as defined in claim 3 is the semiconductor device as defined in claim 1 or 2. In the semiconductor device as defined in claim 3, the semiconductor element includes a plurality of semiconductor elements, the metal block and the ceramic substrate are separated per insulation unit of the semiconductor elements, one of the metal block and the ceramic substrate is provided in corresponding relation to at least one of the plurality of semiconductor elements, and another one of the metal block and the ceramic substrate extends over all of the semiconductor elements for forming the insulation unit.

[0012]

A semiconductor device according to the present invention as defined in claim 4 comprises a metal block having a first surface and a second surface opposite to the first surface, a semiconductor element joined to the first surface of the metal block through a jointing material, a resin insulating layer having a third surface and a fourth surface opposite to the third surface, the third surface being joined to the second surface of the metal block, and a resin package for sealing the metal block and the semiconductor element. The fourth surface of the resin insulating layer is exposed, the resin insulating layer has an elasticity higher than that of the resin package.

[0013]

A semiconductor device according to the present invention as defined in claim 5 is the semiconductor device as defined in claim 4. In the semiconductor device as defined in claim 5, the resin insulating layer is made of a silicon resin including a ceramic

material for filling the silicon resin.

[0014]

A semiconductor device according to the present invention as defined in claim 6 is the semiconductor as defined in claim 4 or 5. In the semiconductor device as defined in claim 6, the metal block is provided for insulation unit of the semiconductor element.

[0015]

5

10

15

20

25

A semiconductor device according to the present invention as defined in claim 7 is the semiconductor device as defined in any one of claims 1 to 6. In the semiconductor device as defined in claim 7, the metal block includes a surface having a region larger than that of the jointing material on a side opposite to the jointing material.

[0016]

A semiconductor device according to the present invention as defined in claim 8 is the semiconductor device as defined in any one of claims 1 to 7. In the semiconductor device as defined in claim 8, a gap between the metal block and the semiconductor element becomes wider as a distance from a center of the semiconductor element becomes longer, and the gap is filled with the jointing material.

[0017]

[Embodiments of the Invention]

First Embodiment

Fig. 1 is a circuit diagram showing a semiconductor device according to the first embodiment. As shown in Fig. 1, the semiconductor device according to the first embodiment consists of a three-phase inverter circuit, for example. More particularly, output terminals U, V and W may be connected to an AC motor. Input terminals P and N may be directly connected to a DC power supply, or to an output of a power rectifier circuit for generating a DC voltage from a commercial power supply. A power element

1p provided on the P side includes an IGBT 1ap and a diode 1bp connected in inverse-parallel connection to the IGBT 1ap. A power element 1n provided on the N side includes an IGBT 1an and a diode 1bn connected in inverse-parallel connection to the IGBT 1an. The structure connecting the power element 1p and the power element 1n in series is called as arm. The semiconductor device according to the first embodiment includes three arms connected in parallel. Control terminals GUP, GUN, GVP, GVN, GWP and GWN are controlled so that each IGBT is turned on/off, to thereby control rotational motion of an AC motor. The elements including an electrode terminal 2b, a metal block 3, an insulating substrate 4, metal layers 5 and 7, and a ceramic substrate 6 to be described later will be hereinafter designated by the reference signs having no p or n at each end when distinction between the P side and the N side is not necessary.

[0018]

5

10

15

20

Fig. 2 is a plan view schematically showing the structure of the semiconductor device according to the first embodiment having the circuit configuration shown in the diagram of Fig. 1. Fig. 3 is a cross-sectional view at an arrow A-A in Fig. 2 showing the structure of the semiconductor device after a resin package is formed.

[0019]

As shown in Figs. 2 and 3, the semiconductor device according to the first embodiment includes the power elements 1, electrode terminals 2a, 2b, 2c, the metal blocks 3, the insulating substrate 4, and a resin package 11. To encourage a clear understanding of the structure, the resin package 11 is not shown in Fig. 2. A region 21 for forming the resin package 11 is shown instead. The electrode terminals 2a, 2b and 2c are connected through a tie bar 12, which is cut after formation of the resin package 11 to separate the electrode terminals from one another.

Fig. 4 is a cross-sectional view showing a part B of Fig. 3 in an enlarged manner. Fig. 5 is a perspective view from the surface of the metal block 3 on which the power element 1 is mounted. As shown in Fig. 4, an IGBT 1a of the power element 1 has one main surface for forming a collector electrode 50, and the other main surface for forming a gate electrode 51 and an emitter electrode 52. The IGBT 1a is mounted on the metal block 3 through a jointing material 9 in such a way that the collector electrode 50 is in contact with the metal block 3. The metal block 3 is made of copper or the like, and the jointing material 9 is made of solder or conductive resin, for example. As shown in Figs. 4 and 5, the surface of the metal block 3 holding the power element 1 mounted thereon has such a shape that a gap between the surface and the IGBT 1a mounted thereon becomes wider as the distance from the center of the IGBT 1a becomes longer. As this gap is filled with the jointing material 9, the thickness of the jointing material 9 is greater in the periphery of the IGBT 11a than the thickness thereof at the center of the IGBT 11a. Although not shown, the diode 1b has one main surface for forming a cathode electrode and the other main surface for forming an anode electrode. The diode 1b is mounted on the metal block 3 through the jointing material 9 in such a way that the cathode electrode is in contact with the metal block 3. The metal block 3 holding the diode 1b mounted thereon has such a shape that a gap between the metal block 3 and the diode 1b also becomes wider as the distance from the center of the diode 1b becomes longer.

20 [0021]

5

10

15

25

The insulating substrate 4 consists of the ceramic substrate 6 made of alumina, aluminum nitride or silicon nitride, for example, and the metal layers 5 and 7 formed on both surfaces of the ceramic substrate 6 having thicknesses equal to each other. The ceramic substrate 6 has a thickness ranging from 0.3 to 1.0 mm, for example. The metal block 3 and the insulating substrate 4 are provided per insulation unit of the power

element 1. That is, the semiconductor device according to the first embodiment includes metal blocks 3p, 3n and insulating substrates 4p, 4n provided with no dependence on the structure of arm, but respectively provided to both of the P side and the N side. A metal layer 5p of the insulating substrate 4p is joined to the surface of the metal block 3p through a jointing material 10 opposite to the surface thereof for forming the power element 1p. A metal layer 5n of the insulating substrate 4n is joined to the metal block 3n in a same way as the metal layer 5p. The surface of the metal block 3 opposite to the surface thereof for forming the power element 1 joined thereto has a region larger than the joint surface to the power element 1. The jointing material 10 is made of solder, for example.

[0022]

5

10

15

20

25

The electrode terminal 2a is attached to the surface of the metal block 3n having the power element 1 joined thereto through ultrasonic junction and the like. Due to this, the electrodes of the power element 1n joined onto the metal block 3n, namely, the collector electrode 50 of the IGBT 1an and the cathode electrode of the diode 1bn (not shown), are connected to the electrode terminal 2a through the metal block 3n. An electrode terminal 2bp is connected to the gate electrode 51 of the IGBT 1ap, and an electrode terminal 2bn is connected to the gate electrode 51 of the IGBT 1an through aluminum wires 8, respectively. The electrode terminal 2c is connected to the emitter electrode 52 of the IGBT 1an and the anode electrode of the diode 1bn through the aluminum wires 8. Further, the emitter electrode 52 of the IGBT 1ap and the anode electrode of the diode 1bp are connected to the metal block 3n holding the power element 1n joined thereto through the aluminum wires 8.

[0023]

The resin package 11 is made of an epoxy resin, for example, for sealing the

power element 1, the electrode terminals 2a, 2b and 2c, and the metal block 3 while the metal layer 7 of the insulating substrate 4 remains exposed. Although not shown in Fig. 3, an external heat dissipator may be provided to the exposed metal layer 7 of the insulating substrate 4.

5 [0024]

10

15

25

In the semiconductor device according to the first embodiment having the structure described above, heat generated at the power element 1 is dissipated to the outside from the external heat dissipator (not shown) through the jointing material 9, the metal block 3, and the insulating substrate 4. Fig. 6 is a view showing conduction of heat generated at the power element 1. Fig. 6(a) shows heat conduction in the semiconductor device in the background art described above, and Fig. 6(b) shows heat conduction in the semiconductor device according to the first embodiment. When the jointing materials 9 and 10 are made of solder, for example, heat conductivities of the jointing materials 9 and 10 are considered to be equal to those of the solders 19 and 20. Moreover, when the metal block 3 is made of copper as the base plate 13, the heat conductivity of the metal block 3 is also considered to be equal to that of the base plate 13. In view of these factors, the jointing materials 9 and 10, and the insulating substrate 4 having the conductivities lower than that of the metal block 3 are the major obstruction to heat conduction in the first embodiment.

20 [0025]

As shown by a direction 30 of heat dissipation in Fig. 6(a), before passing through the base plate 13 having a satisfactory heat conductivity, heat generated at the power element 1 passes through the solders 19 and 20, and the insulating substrate 4 that are the major obstruction to heat conduction in the power semiconductor device in the background art. Therefore, heat passes through the insulating substrate 4 within an area

32 that is approximately the same as the area of the power element 1. In the semiconductor device according to the first embodiment, on the other hand, heat generated at the power element 1 passes through the jointing material 9 which is one of the major obstruction to heat conduction, and then through the metal block 3 having a satisfactory heat conductivity as shown by a direction 31 of heat dissipation in Fig. 6(b). Heat thereafter passes through the jointing material 10 and the insulating substrate 4 that are the remaining major obstruction to heat conduction. Due to this, heat generated at the power element 1 is dissipated at the metal block 3 in a horizontal direction, namely, in a direction perpendicular to a direction of thickness of the metal block 3, and then passes through the jointing material 10 and the insulating substrate 4. That is, heat passes through the insulating substrate 4 within an area 33 that is sufficiently larger than the area of the power element 1.

[0026]

In the semiconductor device according to the first embodiment, while heat passes through the jointing material 9 as the major obstruction to heat conduction within an area that is approximately the same as the area of the power element 1, heat passes through the jointing material 10 and the insulating substrate 4 as the remaining major obstruction to heat conduction within an area sufficiently larger than the area of the power element 1. Therefore, as compared with the power semiconductor device in the background art, a heat dissipation characteristic can be improved in semiconductor device according to the first embodiment. As a result, while the structure of the power semiconductor device in the background art requires aluminum nitride as the material for the ceramic substrate 6 to obtain a satisfactory heat dissipation characteristic, a heat dissipation characteristic comparable to that of the power semiconductor device in the background art can be obtained in the semiconductor device of the first embodiment by

using alumina less costly than aluminum nitride as the ceramic substrate 6. Therefore, it is possible to provide a customer with a semiconductor device having excellence in cost efficiency.

[0027]

5

10

20

Thermal stress is caused in the jointing material 9 due to a difference in linear expansion coefficient between the metal block 3 and the power element 1, to thereby cause distortion in the jointing material. As a distance from the center of the power element 1 becomes longer, this thermal stress becomes stronger. Therefore, cracks are likely to occur in the jointing material 9 from the four corners of the power element 1. Further, as the jointing material 9 increases more in thickness, distortion to be caused in the jointing material is decreased per unit thickness. In the first embodiment, as the thickness of the jointing material 9 is greater in the periphery of the power element 1 than the thickness of the same at the center of the power element 1, the amount of cracks can be reduced.

15 [0028]

As the metal block 3 and the insulating substrate 4 are provided per insulation unit of the power element 1, electrical insulation among each power element 1 can be maintained.

[0029]

As the metal layers 5 and 7 of the insulating substrate 4 have the thicknesses equal to each other, the amount of warping in the insulating substrate 4 can be reduced when the insulating substrate 4 is jointed to the metal block 3. For this reason, flatness of a contact surface of the insulating substrate 4 with the external heat dissipator (not shown) can be increased, to thereby improve a heat dissipation characteristic.

25 [0030]

Further, the power element 1 is sealed with the case 27, the cover 28, the silicon gel 25, and the epoxy resin 26 in the power semiconductor device in the background art. The power element 1 is sealed only with the resin package 11 in the semiconductor device according to the first embodiment. Therefore, reduction in material cost and manufacturing cost is realized.

[0031]

5

10

15

25

Moreover, in the power semiconductor device in the background art, a large current flows through the metal layer 5 of the insulating substrate 4 and the aluminum wires 8. The thickness of the metal layer 5 ranges from 0.2 to 0.3 mm, for example, and the diameter of the aluminum wires 8 ranges from 0.2 to 0.5 mm, for example. In the semiconductor device according to the first embodiment, while a current partially flows through the aluminum wires 8, a large current flows through the metal block 3 and the electrode terminal 2a directly connected to the metal block 3. The thickness of the metal block 3 ranges from 1.0 to 5.0 mm, for example, and the thickness of the electrode terminal 2a ranges from 0.5 to 1.2 mm, for example. As the metal block 3 and the electrode terminal 2a have thicknesses greater than those of the metal layer 5 and the aluminum wires 8 in the background art, electric resistance of the semiconductor device as a whole is lowered. Therefore, power loss of the semiconductor device can be reduced.

20 [0032]

In Fig. 2, the emitter electrode 52 of the IGBT 1ap mounted on the metal block 3p is connected to the metal block 3n through the aluminum wires 8, whereby connection is established between the emitter electrode 52 and the collector electrode of the IGBT 1an mounted on the metal block 3n. As the metal block 3 is provided per insulation unit of the power element 1 in the first embodiment, the metal block 3 is applicable to perform

wiring of the aluminum wires 8. Therefore, wiring flexibility of the aluminum wires 8 is increased.

[0033]

5

10

15

In the first embodiment, the metal block 3 and the electrode terminal 2a are separately provided and connected to each other through ultrasonic junction. Alternatively, the metal block 3 and the electrode terminal 2a may be integrally formed from a copper strip having different thicknesses. In the first embodiment, further, connection between the metal block 3 and the electrode terminal 2a is established through ultrasonic junction. Alternatively, this connection may be established through solder and conductive resin. Further alternatively, it can be mechanically established with screws.

[0034]

In the first embodiment, the jointing material 9 is defined to have a great thickness in the periphery of the power element 1 mounted on the metal block 3 so as to relieve the thermal stress to be caused in the jointing material 9. The amount of cracks to occur in the jointing material 9 can be reduced as well by using molybdenum, copper-molybdenum alloy, copper-tungsten alloy, a composite of SiC and aluminum, and the like as the metal block 3 each having a relatively satisfactory heat conductivity and a low linear expansion coefficient.

[0035]

Figs. 7 and 8 are plan views showing modifications of the semiconductor device according to the first embodiment. As shown in Fig. 7, the insulating substrate 4p is provided to extend over all power elements 1p of the P side. Here, similar to the metal blocks 3n of the N side, the metal block 3p of the P side may be separated per power element 1p in the semiconductor device according to the first embodiment. At this time, the collector electrodes 50 of each IGBT 1ap are electrically connected to each other

through the metal layer 5p of the insulating substrate 4p. As shown in Fig. 8, the metal block 3p is provided to extend over all power elements 1p of the P side. Here, similar to the insulating substrates 4n of the N side, the insulating substrate 4p of the P side may be separated per power element 1p in the semiconductor device according to the first embodiment. At this time, the collector electrodes 50 of each IGBT 1ap are electrically connected to each other through the metal block 3p. That is, the metal block 3 and the insulating substrate 4 are separated per insulation unit of at least one of the semiconductor elements 1. When the insulating substrate 4 is provided to extend over all semiconductor elements 1 for forming insulation unit thereof, a plurality of metal blocks 3 each corresponding to at least one semiconductor element 1 may be provided. When the metal block 3 is provided to extend over all semiconductor elements 1 for forming insulation unit thereof, a plurality of insulating substrates 4 each corresponding to at least one semiconductor element 1 may be provided.

[0036]

5

10

15

20

25

Second Embodiment

Fig. 9 is a cross-sectional view schematically showing the structure of a semiconductor device according to the second embodiment. The semiconductor device according to the second embodiment basically differs from the semiconductor device according to the first embodiment described above in that a resin insulating layer 14 is substituted for the insulating substrate 4.

[0037]

As shown in Fig. 9, the semiconductor device according to the second embodiment includes the power elements 1, the electrode terminals 2a and 2b, the metal blocks 3, the resin insulating layer 14, and the resin package 11. The metal block 3 for forming the power element 1 mounted thereon is provided per insulation unit of the power

element 1. The resin insulating layer 14 is provided to the surface of the metal block 3 opposite to the surface thereof for forming the power element 1 and extends over all metal blocks 3. Namely, a plurality of metal blocks 3 are mounted on the resin insulating layer 14. The resin insulating layer 14 is formed by mixing a ceramic powder as a filler into a silicon resin, for example. A kind of material such as silica, especially crystalline silica, alumina, aluminum nitride, silicon nitride and boron nitride or a mixed powder formed by mixing these materials together is applicable as a ceramic powder. The resin insulating layer 14 is defined to have a thickness of 0.2 to 0.5 mm, for example.

[0038]

5

10

15

20

25

The resin package 11 is made of an epoxy resin, for example, for sealing the power element 1, the electrode terminals 2a, and 2b, and the metal block 3, while the resin insulating surface 14 remains exposed. Although not shown, an external heat dissipator may be provided to the exposed surface of the resin insulating layer 14. In the second embodiment, the power element 1 and other elements are sealed with the resin package 11 after the resin insulating layer 14 is provided to the metal block 3. Alternatively, the power element 1, the electrode terminals 2a and 2c, and the metal block 3 may be sealed with the resin package 11 while the surface of the metal block 3 opposite to the surface thereof for forming the power element 1 remains exposed, to thereafter form the resin insulating layer 14 for covering the exposed surface of the metal block 3 and the resin package 11 in the periphery of the exposed surface. As the other configurations of the semiconductor device according to the second embodiments are the same as those of the semiconductor device according to the first embodiment, the description thereof is omitted here.

[0039]

According to the structures of the background art and the first embodiment, the

semiconductor device and the external heat dissipator fail to be in close contact with each other due to warping or flexure in the base plate 13 for holding the external heat dissipator and in the insulating substrate 4, or warping or flexure in the external heat dissipator. Therefore, a gap between the semiconductor device and the external heat dissipator is generated. Moreover, when a part of the resin package 11 made of an epoxy resin as well as the insulating substrate 4 has the external heat dissipator attached thereto in the first embodiment, a gap may be generated for the same reason. As the gap between the semiconductor device and the external heat dissipator is the cause for degeneration of a heat dissipation characteristic, it is desirable to coat the gap with grease for heat dissipation in the structures of the background art and the first embodiment. As a silicon resin is used as the resin insulating layer 14 for holding the external heat dissipator, the second embodiment does not require grease for heat dissipation.

[0040]

5

10

15

20

25

More particularly, as a silicon resin generally has an elasticity higher than that of a metal or an epoxy resin, stress that is caused during attachment of the external heat dissipator to the resin insulating layer 14 results in deformation of a silicon resin. The gap between the semiconductor device and the external heat dissipator can be thereby reduced. For this reason, a heat dissipation characteristic can be improved even when the amount of coating with grease for heat dissipation is reduced. In some cases, coating with grease for heat dissipation may be unnecessary. As a result, reduction in material cost and improvement in productivity is realized.

[0041]

Grease for heat dissipation has a heat conductivity ranging from 1 to 2 W/mK that is lower than that of a metal. Due to this, grease for heat dissipation itself may be major obstruction to heat conduction. However, as the amount of coating with grease for

heat dissipation is reduced, a heat dissipation characteristic can be improved in the second embodiment as compared with the semiconductor device requiring grease for heat dissipation. The second embodiment employs a silicon resin as the material for the resin insulating layer 14. Alternatively, a resin such as polyurethane rubber and fluoro rubber having elasticity and insulation equal to those of a silicon resin may be applicable to achieve the same effects.

[0042]

5

10

15

Further, the resin insulating layer 14 is filled with a ceramic powder having excellence in heat conductivity. Therefore, the semiconductor device according to the second embodiment has an improved heat dissipation characteristic as compared with the semiconductor device including a resin insulating layer having no ceramic powder for filling the same.

[0043]

[Effect of the Invention]

According to the semiconductor device as defined in claim 1 of the present invention, the metal block having a satisfactory heat conductivity is provided at a position closer to the semiconductor element for generating heat than a position of the ceramic substrate as the major obstruction to heat conduction. As a result, a satisfactory heat dissipation characteristic is obtained.

20 [0044]

Further, as the ceramic substrate is provided to the metal block, the ceramic substrate may be responsible for a dielectric breakdown voltage. As a result, the material for the jointing material can be selected in terms of heat conductivity without the need of considering dielectric breakdown voltage.

25 [0045]

Further, as the electrode of the semiconductor element and the electrode terminal are connected through the metal block, electric resistance of the semiconductor device is lowered. As a result, reduction in power loss of the semiconductor device is realized.

5 [0046]

10

15

25

According to the semiconductor device as defined in claim 2 of the present invention, the metal layers formed on both surfaces of the ceramic substrate have thicknesses equal to each other. Therefore, the amount of warping in the ceramic substrate can be reduced when the ceramic substrate is jointed to the metal block. For this reason, flatness of a contact surface of the ceramic surface to which an external heat dissipator may be attached can be increased, to thereby improve a heat dissipation characteristic.

[0047]

According to the semiconductor device as defined in claim 3 of the present invention, the metal block and the ceramic substrate are provided per insulation unit of the semiconductor element. Therefore, a plurality of semiconductor elements can be provided to a single semiconductor device while electrical insulation among the semiconductor elements is maintained.

[0048]

Further, as the semiconductor elements can be connected among one another using the metal block, wiring flexibility is increased.

[0049]

According to the semiconductor device as defined in claim 4 of the present invention, the resin insulating layer has a satisfactory elasticity. Therefore, it is possible to reduce gap between the resin insulating layer and an external heat dissipator attached to

the resin insulating layer, whereby coating with grease for heat dissipation is eliminated.

As a result, reduction in material cost, and improvement in productivity and heat dissipation characteristic of the semiconductor device is realized.

[0050]

5

15

20

25

Further, the metal block having a satisfactory conductivity is provided at a position closer to the semiconductor element for generating heat than the position of the resin insulating layer as the major obstruction to heat conduction. As a result, a satisfactory heat dissipation characteristic is obtained.

[0051]

Further, as the resin insulating layer is provided to the metal block, the resin insulating layer may be responsible for a dielectric breakdown voltage. As a result, the material for the jointing material can be selected in terms of heat conductivity without the need of considering dielectric breakdown voltage.

[0052]

According to the semiconductor device as defined in claim 5 of the present invention, the resin insulating layer includes a ceramic powder having a satisfactory heat conductivity for filling the resin insulating layer. Therefore, it is possible to improve a heat dissipation characteristic.

[0053]

According to the semiconductor device as defined in claim 6 of the present invention, the metal block is provided per insulation unit of the semiconductor element.

Therefore, it is possible to maintain electrical insulation among each semiconductor element.

[0054]

According to the semiconductor device as defined in claim 7 of the present

invention, the metal block includes a surface having a region larger than that of the jointing material. Therefore, heat from the semiconductor element can be diffused, to allow heat to pass through a material as the major obstruction to heat conduction within a larger area. As a result, a heat dissipation characteristic is improved.

5 [0055]

10

15

20

According to the semiconductor device as defined in claim 8 of the present invention, as a gap between the metal block and the semiconductor element becomes wider as a distance from a center of the semiconductor element becomes longer, the thickness of the jointing material is greater in the periphery of the semiconductor element than the thickness at the center of the same. As a result, the amount of cracks can be reduced.

[Brief Description of the Drawings]

- [Fig. 1] is a circuit diagram showing the semiconductor device according to the first embodiment of the present invention;
- [Fig. 2] is a plan view schematically showing the structure of the semiconductor device according to the first embodiment of the present invention;
- [Fig. 3] is a cross-sectional view schematically showing the structure of the semiconductor device according to the first embodiment of the present invention;
- [Fig. 4] is a cross-sectional view showing a part of the structure of the semiconductor device according to the first embodiment of the present invention in an enlarged manner;
 - [Fig. 5] is a perspective view from a surface of the metal block 3 on which the power element 1 is mounted;
 - [Fig. 6] are views showing conduction of heat generated at the power element 1;
- [Fig. 7] is a plan view showing the modification of the semiconductor device

according to the first embodiment of the present invention;

[Fig. 8] is a plan view showing the modification of the semiconductor device according to the first embodiment of the present invention;

[Fig. 9] is a cross-sectional view schematically showing the structure of the semiconductor device according to a second embodiment of the present invention; and

[Fig. 10] is a cross-sectional view schematically showing the structure of the power semiconductor device in the background art.

[Reference Characters]

5

1p, 1n: power elements; 2a: electrode terminal; 3: metal block; 4: insulating substrate; 5, 7: metal layers; 6: ceramic substrate; 9, 10: jointing materials; 11: resin package; 14: resin insulating layer; and 50: collector electrode

[Document]Abstract

[Abstract of the disclosure]


[Object] It is an object to provide a semiconductor device having an improved heat dissipation characteristic.

5 [Means for Solution] A power element 1 is mounted on and jointed to a metal block 3 through a jointing material 9. An insulating substrate 4 consists of a ceramic substrate 6, and metal layers 5 and 7 formed on both surfaces of the ceramic substrate 6, and having thicknesses equal to each other. The metal block 3 and the insulating substrate 4 are provided per insulation unit of the power element 1. The metal layer 5 of the insulating 10 substrate 4 is joined to the surface of the metal block 3 through a jointing material 10 opposite to the surface thereof for forming the power element 1. An electrode terminal 2n is attached to the surface of a metal block 3n having a power element 1n joined thereto through ultrasonic junction and the like. Electrode terminals 2b and 2c are connected to electrodes of the power element (not shown) through aluminum wires 8. The power 15 element 1, the electrode terminals 2a, 2b and 2c, and the metal block 3 are sealed with a resin package 11 while the metal layer 7 of the insulating substrate 4 remains exposed. An external heat dissipator (not shown) is attached to the exposed metal layer 7 of the insulating substrate 4.

[Selected Drawing] Fig. 3



[Document Name] Drawings [FIG. 1]




1p, 1n: POWER ELEMENTS

1ap, 1an: IGBTs

1bp, 1bn: DIODES



[FIG. 2]



2a, 2bp, 2bn, 2c: ELECTRODE TERMINALS

3p, 3n: METAL BLOCKS


4p, 4n : INSULATING SUBSTRATES

8 : ALUMINUM WIRE:

12 : TIE BAR

21 : REGION FOR FORMING RESIN PACKAGE






5p, 5n, 7p, 7n : METAL LAYERS

6p, 6n: CERAMIC SUBSTRATES

9, 10 : JOINTING MATERIALS

11 : RESIN PACKAGE

[FIG. 4]




50 : COLLECTOR ELECTRODE

51 : GATE ELECTRODE


52 : EMITTER ELECTRODE




[FIG. 5]










30, 31 : DIRECTIONS OF HEAT DISSIPATION

32, 33 : AREAS THROUGH WHICH HEAT PASSES




[FIG. 7]






[FIG. 8]





[FIG. 9]



14 : RESIN INSULATING LAYER



